

SERIA HARDWARE  
NR. 1. Timisoara  
AS COMPUTER PRESS 1991

1991

04-6

## CIRCUITE LOGICE INTEGRATE

TTL-I

# **SOCIETATE CU RASPUNDERE LIMITATA**

**A S - C O M P U T E R    R. M. S.**

**COMPANIE ROMANO-GERMANA**

**TIMISOARA    TEL. 961 - 24117**

## **VA OFERA :**

- calculatoare compatibile PC/AT 286,386,486 produse de firma germana SCHADT COMPUTERTECHNIC GmbH - in orice configuratie  
- imprimante, plottere, scannere, etc.  
- calculatoare de birou  
- retele PC

- instalare si punere in functiune la beneficiar
  - garantie 12 luni - raspuns la sesizare in maxim 72 ore
  - service in post-garantie
  - cursuri de initiere si perfectionare
  - consulting
  - proiectare hard si soft
- preturi avantajoase, negociabile exclusiv in lei

# PREFATĂ

**Materialul de față își propune să vină în întâmpinarea numeroșilor utilizatori de circuite integrate TTL, CMOS sau ECL. În acest sens s-a considerat deosebit de utilă prezentarea, sub formă condensată, a unui catalog de astfel de circuite integrate, care să conțină informațiile esențiale pentru activitatea curentă a unui utilizator de circuite integrate numerice.**

**Selecția principaliilor parametrii s-a făcut pe baza unei bogate experiențe didactice și practice, considerindu-se că pentru marea majoritate a aplicațiilor un catalog condensat satisfacă cerințele utilizatorilor.**

Pentru întocmirea catalogului condensat s-au studiat un număr important de cataloage și date tehnice furnizate de principalele firme producătoare de circuite integrate. S-a încercat totodată, o prezentare a acestui compendiu de circuite integrate într-un mod cât mai unitar, fără a neglijă unele particularități specifice anumitor tipuri de circuite integrate numerice.

Catalogul condensat care urmează a fi prezentat în mai multe fascicole, v-a copține toată gama de circuite integrate numerice din cadrul familiilor TTL, CMOS și ECL, existente în prezent pe piața mondială.

În primul fascicol se vor prezenta pe scurt modul de definire a parametrilor circuitelor integrate cât și primele 100 de tipuri de circuite integrate TTL.

În următoarele se va continua cu prezentarea următoarelor 700 de tipuri de circuite integrate TTL, intenționând ca să intercalăm și unele aspecte specifice acestei familii de circuite integrate, astfel încât utilizatorul să aibă o viziune cât mai completă asupra avantajelor și eventualelor dezavantaje pe care le implică realizarea unor sisteme numerice folosind astfel de circuite.

În mod asemănător ne propunem abordarea și celorlalte două familii de circuite integrate CMOS și ECL.

Seria prezentărilor celor mai importante circuite integrate numerice se dorește să se termine cu o selecție de aplicații utile.

Coordonator  
Mircea STRATULAT

**grafica Popa'S**

# 1. Parametrii circuitelor logice integrate (CLI)

Parametrii circuitelor logice integrate precizeaza regulile de interconectare si caracterizeaza performantele pe care le prezinta acestea.

In functie de schema electrica si aparitia cronologica C L I se impart in familii de circuite integrate. Circuitele dintr-o familie prezinta aceleasi nivele logice si sunt caracterizate prin parametri definiti identici.

La rindul lor o familie de CLI poate fi clasificata in "serii de CLI". Fiecare serie se remarcă prin performante sporite a unui parametru; fiind denumita dupa parametrul respectiv.

Din punct de vedere electric un CLI se caracterizeaza prin urmatorii parametrii: tensiunea de alimentare, nivele logice de tensiune, puterea consumata, viteza, protectia contra zgomotelor, curentii de intrare si iesire, parametrii ce caracterizeaza regulile de interconectare.

## 1.1. Caracteristica statica de transfer

Caracteristica statica de transfer a unui CLI reprezinta variația tensiunii de iesire funcție de tensiunea de intrare. Datorită variației tensiunii de alimentare, a parametrilor componentelor semiconductoare și temperaturilor de lucru diferite, pentru o familie de CLI sunt valabile caracteristici limite de transfer (fig.1). Pe baza caracteristicilor din fig.1 se pot defini variabilele logice.

Astfel fiecare variabilă logică se asociază la două plaje de tensiune: plaja tensiunilor garantate la iesire și plaja tensiunilor admise la intrare. Un CLI funcționează corect, din punct de vedere logic, dacă toate tensiunile de intrare sunt plasate în una din plajele admise, ceea ce determină că tensiunea de iesire să se gasească în plaja garantată corespunzătoare tensiunii de iesire. Cele patru plaje de tensiune sunt delimitate de opt tensiuni limite:




Fig. 1

## 1.2. Marginea de protectie contra perturbatiilor

Marginea de protectie contra semnalelor perturbatoare, numita si imunitate la zgomot a unui CLI, este egala cu valoarea maxima pe care o poate lua tensiunea perturbatoare la intrarea circuitului, astfel ca la iesirea acestuia sa se mențina nivelul de tensiune in cadrul plajei garantate. Intr-un sistem numeric fiecare circuit este actionat de alt circuit si la rindul lui comanda un circuit.

Definirea marginii de zgromet se face ca in fig.2.




Fig. 2

Marimile definite mai sus prezinta valori minime. Daca se apreciaza ca sistemul numeric, ce utilizeaza CLI nu lucreaza in conditii deosebit de defavorabile atunci se poate defini o margine de zgromet normala (fig.3).




Fig. 3

### 1.3. Factorul de incarcare

Acest parametru defineste regulile de interconectare ale circuitelor din cadrul sistemului numeric.

Pentru definirea factorului de incarcare se considera in mod conventional ca o poarta logica constituie sarcina unitara; definind factorul de incarcare la intrare pentru cele doua nivele logice:  $F_{iL} = 1$ ;  $F_{iH} = 1$ . Considerind ca un circuit logic va comanda alte  $N$  circuite identice va rezulta o definire pentru factorul de incarcare la iesire in cele doua situatii

$$F_{E\text{H}} = \left| \frac{I_{O\text{H}}}{I_{i\text{H}}} \right| \quad F_{E\text{L}} = \left| \frac{I_{O\text{L}}}{I_{i\text{L}}} \right|$$

Se poate constata ca cei patru factori de incarcare sunt numere intregi pozitive.

Se precizeaza ca toti curentii de intrare/iesire au semnale pozitive daca sunt absorbiti de CLI (spre circuit) in caz contrar se atribuie,in mod conventional, semnul negativ.

Daca circuitele logice interconectate prezinta curenti de intrare/iesire diferiti se impune respectarea urmatoarelor relatii:  $I_{O\text{H}} = \sum I_{i\text{H}}$ ;  $I_{O\text{L}} = \sum I_{i\text{L}}$

## 1.4. Puterea consumata

Acest parametru defineste puterea absorbita de CLI de la sursa de alimentare.

Parametrul are trei componente:

Puterea consumata in regim static :

$$P_{CC} = \frac{I_{CC1} + I_{CC0}}{2} V_{CC}$$

unde curentul  $I_{CC}$  sunt curenti absorbuti de la sursa de alimentare in regim static atunci cind la iesire este "1" respectiv "0" logic.

Puterea consumata in regim dinamic :

$$P_{d1} = V_{CC}^2 \cdot C_p \cdot f$$

unde:

$V_{CC}$  - tensiunea de alimentare.

$C_p$  - capacitatatile parazite de la iesirea CLI.

$f$  - frecventa de lucru a CLI.

$P_{d2}$  - puterea dinamica datorata supracurentilor rezultati in urma comutarii si care depind de schema interna a CLI.

## 1.5. Viteza de comutare

Este parametrul ce specifica frecventa maxima de lucru a CLI cit si timpul de raspuns al acestuia din momentul aplicarii semnalului de intrare. Timpul de raspuns al CLI poarta denumirea de timp de propagare si este definit ca in fig.4

$$tpd = \frac{tp_{H\bar{L}} + tp_{L\bar{H}}}{2}$$

unde  $tpd$  - timpul de propagare mediu.




Fig. 4

## 1.6. Factorul de calitate

Constitue produsul dintre puterea statica si timpul de propagare mediu.

**7401 QUADRUPLE 2-INPUT NAND GATES**  
**V<sub>CC</sub>=5V PATRU PORTI SI-NU CU 2 INTRARI**

Y												V <sub>CC</sub>						
TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA	1A	1	14	1B	2	13	4B	
00	16	0,8	1,6	40	10	10	11	7	4	12	1Y	3	12	4A				
LS00	8	0,4	0,4	20	2	9,5	9	10	0,8	2,4	2A	4	11	4Y				
S00	20	1	2	50	19	3	3	3	10	20	2B	5	10	3B				
ALS00	8	0,4	0,2	20	1,3	4,5	4	5	0,43	1,62	2Y	6	9	3A				
L00	3,6	0,2	0,18	10	1	33	35	31	0,44	1,16	GND	7	8	3Y				
H00	20	1	2	50	22	6	5,9	6,2	10	26								

**7401 QUADRUPLE 2-INPUT NAND GATES WITH OPEN COLLECTORS OUTPUTS**  
**V<sub>CC</sub>=5V PATRU PORTI SI-NU CU 2 INTRARI CU COLECTOR IN GOL**

Y												V <sub>CC</sub>						
TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA	1Y	1	14	1A	2	13	4Y	
01	16	250	1,6	40	10	22	35	8	4	12	1B	3	12	4B				
H01	20	250	2	50	20,5	9	10	7,5	10	26	2Y	4	11	4A				
L01	3,6	50	0,18	10	1	47	60	33	0,44	1,16	2A	5	10	3Y				
LS01	8	100	0,4	20	2	16	17	15	0,8	2,4	2B	6	9	3B				
ALS01	8	100	0,2	20	1,3	16	20	12	0,43	1,62	GND	7	8	3A				

**7402 QUADRUPLE 2-INPUT NOR GATES**  
**V<sub>CC</sub>=5V PATRU PORTI SAU-NU CU 2 INTRARI**

Y												V <sub>CC</sub>						
TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA	1Y	1	14	1A	2	13	4Y	
02	16	0,4	1,6	40	14	10	12	8	8	14	1B	3	12	4B				
L02	3,6	0,1	0,18	10	1,4	33	31	35	0,8	1,4	2Y	4	11	4A				
LS02	8	0,4	0,4	20	2,8	10	10	10	1,6	2,8	2A	5	10	3Y				
S02	20	1	2	50	29	3,5	3,5	3,5	17	26,26	2B	6	9	3B				
ALS02	8	0,4	0,4	20	1,9	5,5	6	5	0,86	2,16	GND	7	8	3A				

**7403 QUADRUPLE 2-INPUT NAND GATES WITH OPEN COLLECTOR OUTPUTS**

 V<sub>cc</sub>=5V

PATRU PORTI SI-NU CU 2 INTRARI CU COLECTOR IN GOL

Y

TIP 74	I <sub>OL</sub> mA	I <sub>0H</sub> μA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
03	16	250	1,6	40	10	22	35	8	4	12
LS03	8	100	0,4	20	2	16	17	15	0,8	2,4
S03	20	250	2	50	17,5	5	5	4,5	6	20
ALS03	8	100	0,2	20	1,25	16	20	12	0,43	1,63
L03	3,6	50	0,18	10	1	46	60	33	0,44	1,16

1A	1	14	V <sub>cc</sub>
1B	2	13	4B
1Y	3	12	4A
2A	4	11	4Y
2B	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

**7404 HEX INVERTERS**

 V<sub>cc</sub>=5V

SASE INVERTOARE

Y

TIP 74	I <sub>OL</sub> mA	I <sub>0H</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
04	16	0,4	1,6	40	10	10	12	8	6	18
LS04	8	0,4	0,4	20	2	9,5	9	10	1,2	3,6
S04	20	1	2	50	19	3	3	3	15	30
ALS04	8	0,4	0,2	20	1,25	3,5	3,5	3,5	0,65	2,4
H04	20	1	2	50	22	6	6	6,5	16	40
L04	3,6	0,2	0,18	10	1	33	35	31	0,66	1,74

1A	1	14	V <sub>cc</sub>
1Y	2	13	6A
2A	3	12	6Y
2Y	4	11	5A
3A	5	10	5Y
3Y	6	9	4A
GND	7	8	4Y

**7405 HEX INVERTERS WITH OPEN COLLECTOR OUTPUTS**

 V<sub>cc</sub>=5V

SASE INVERTOARE CU COLECTOR IN GOL

Y

TIP 74	I <sub>OL</sub> mA	I <sub>0H</sub> μA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCL</sub> mA	I <sub>CCH</sub> mA
05	16	250	1,6	40	10	24	40	8	6	18
LS05	8	100	0,4	20	2	16	17	15	1,2	3,6
S05	20	250	2	50	17,5	5	5	4,5	9	30
ALS05	8	100	0,2	20	1,25	14	20	7	0,65	2,4
H05	20	250	2	50	23,4	9	10	7,5	16	40

1A	1	14	V <sub>cc</sub>
1Y	2	13	6A
2A	3	12	6Y
2Y	4	11	5A
3A	5	10	5Y
3Y	6	9	4A
GND	7	8	4Y

## 7406 HEX INVERTERS BUFFERS/DRIVERS WITH OPEN COLLECTOR HIGH-VOLTAGE OUTPUT

V<sub>cc</sub>=5V

6 INVERTOARE CU COLECTOR IN GOL DE TENSIUNE RIDICATA

Y = A ; V<sub>OH</sub> = 30V

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
06	40	250	1,6	40	26	12,5	10	15	30	32

IDENTIC CU

7405

## 7407 HEX BUFFERS/DRIVERS WITH OPEN COLLECTOR HIGH-VOLTAGE OUTPUTS

V<sub>cc</sub>=5V

6 CIRCUITE DE COMANDA CU COLECTOR IN GOL SI DE TENSIUNE RIDICATA

Y = A ; V<sub>OH</sub> = 30V

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
07	40	250	1,6	40	21	13	6	20	29	21

1A	1	14	V <sub>cc</sub>
1Y	2	13	6A
2A	3	12	6Y
2Y	4	11	5A
3A	5	10	5Y
3Y	6	9	4A
GND	7	8	4Y

## 7408 QUADRUPLE 2-INPUT AND GATES

V<sub>cc</sub>=5V

PATRU PORTI SI CU 2 INTRARI

Y = A.B

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
08	16	0,8	1,6	40	19	15	17,5	12	11	20
LS08	8	0,4	0,4	20	4,3	12	8	10	2,4	4,4
S08	20	1	2	50	32	4,8	4,5	5	18	32
ALS08	8	0,4	0,2	20	2,2	6,5	8	5	1,3	2,2

1A	1	14	V <sub>cc</sub>
1B	2	11	4B
1Y	3	12	4A
2A	4	11	4Y
2B	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

## 7409 QUADRUPLE 2-INPUT AND GATES WITH OPEN COLLECTOR

V<sub>cc</sub>=5V

PATRU PORTI SI CU 2 INTRARI SI COLECTOR IN GOL

Y = A.B ; V<sub>OH</sub> = 5V

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
09	16	250	1,6	40	19,5	18,5	21	16	11	20
LS09	8	100	0,4	20	4,3	18,5	20	17	2,4	4,4
S09	20	250	2	50	32	6	5,5	6	18	32
ALS09	8	100	0,2	20	2,2	15	20	10	1,35	2,2

1A	1	14	V <sub>cc</sub>
1B	2	13	4B
1Y	3	12	4A
2A	4	11	4Y
2B	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

**7410 TRIPLE 3-INPUT-NAND GATES**

V<sub>cc</sub>=5V

TREI CIRCUITE SI-NU CU 3 INTRARI

Y = A.B.C

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
10	16	0,4	1,6	40	10	10	11	7	3	9
H10	20	0,5	2	50	22,5	6	5,9	6,3	7,5	19,5
L10	3,6	0,2	0,18	10	1	33	35	31	0,33	0,87
LS10	8	0,4	0,4	20	2	9,5	9	10	0,6	1,8
S10	20	1	2	50	19	3	3	3	7,5	1,5
ALS10	8	0,4	0,2	20	1,25	7	4	10	0,32	1,2

1A	1	14	V <sub>cc</sub>
1B	2	13	1C
2A	3	12	1Y
2B	4	11	3C
2C	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

**7411 TRIPLE 3-INPUT-AND GATES**

V<sub>cc</sub>=5V

TREI PORTI SI CU 3 INTRARI

Y = A.B.C

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
H11	20	0,5	2	50	40	8,2	7,6	8,8	18	30
LS11	8	0,4	0,4	20	4,3	9	8	10	1,8	3,3
S11	20	1	2	50	31	4,8	4,5	5	13,5	24
ALS11	8	0,4	0,2	20	2,2	9	12	6	1	1,6

1A	1	14	V <sub>cc</sub>
1B	2	13	1C
2A	3	12	1Y
2B	4	11	3C
2C	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

**7412 TRIPLE 3-INPUT-NAND GATES WITH OPEN-COLLECTOR OUTPUTS**

V<sub>cc</sub>=5V

TREI CIRCUITE SI-NU CU TREI INTRARI CU COLECTORUL IN GOL

Y = A.B.C ; V<sub>OH</sub> = 5V

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
12	16	250	1,6	40	10	22	35	8	3	9
LS12	8	100	0,4	20	2	16	17	15	0,7	1,8
ALS12	8	100	0,2	20	1,25	18	20	15	0,32	1,2

1A	1	14	V <sub>cc</sub>
1B	2	13	1C
2A	3	12	1Y
2B	4	11	3C
2C	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

### 7413 DUAL FOUR INPUT NAND SCHMITT TRIGGER

V<sub>CC</sub>=5V

DOUA TRIGGERE SCHMITT SI-NU CU PATRU INTRARI

$Y = A \cdot B \cdot C \cdot D$  ; VT<sub>+</sub> = 1,7V ; VT<sub>-</sub> = 0,9V

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
13	16	0,8	1,6	40	42	16,5	18	15	14	20
LS13	8	0,4	0,4	20	9	16,5	15	18	2,9	4,1

1A	1	14	V <sub>CC</sub>
1B	2	13	2D
	3	12	2C
1C	4	11	
1D	5	10	2B
1Y	6	9	2A
GND	7	8	2Y

### 7414 HEX SCHMITT-TRIGGER INVERTERS

V<sub>CC</sub>=5V

SASE INVERSOARE TRIGGER-SCHMITT

$Y = \overline{A}$  ; VT<sub>+</sub> = 1,7V ; VT<sub>-</sub> = 0,9V

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
14	16	0,8	1,2	40	26	15	15	15	22	39
LS14	8	0,4	0,4	20	8,6	15	15	15	8,6	12

1A	1	14	V <sub>CC</sub>
1Y	2	13	6A
2A	3	12	6Y
2Y	4	11	5A
3A	5	10	5Y
3Y	6	9	4A
GND	7	8	4Y

### 7415 TRIPLE 3-INPUT-AND GATES WITH OPEN COLLECTOR OUTPUTS

V<sub>CC</sub>=5V

TREI PORTI SI CU TREI INTRARI CU COLECTOR IN GOL

$Y = A \cdot B \cdot C$  V<sub>DD</sub>=5V

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
H15	20	250	2	50	37,5	11	12	9	15	30
LS15	8	100	0,4	20	4,3	19	20	17	1,8	3,3
S15	20	250	2	50	28	6	5,5	6	10,5	24
ALS15	8	100	0,2	20	2,25	15	20	10	1	1,66

1A	1	14	V <sub>CC</sub>
1B	2	13	1C
2A	3	12	1Y
2B	4	11	3C
2C	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

### 7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN COLLECTOR HIGH-VOLTAGE OUTPUTS

V<sub>CC</sub>=5V

SASE INVERTOARE DE COMANDA CU COLECTOR IN GOL CU TENSIUNE RIDICATA LA IESENIRE

$Y = \overline{A}$  V<sub>DD</sub>=15V

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
16	40	250	1,6	40	26	12,5	10	15	30	32

IDENTIC CU  
7404

**7417 HEX BUFFERS/DRIVERS WITH OPEN COLLECTOR HIGH-VOLTAGE OUTPUTS**

V<sub>CC</sub> = 5V SASE CIRCUITE DE COMANDA CU COLECTOR IN GOL SI DE TENSIUNE RIDICATA LA IESIRE

Y = A ; V<sub>OH</sub> = 15V

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>plH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
17	40	250	1,6	40	21	13	6	20	29	21

IDENTIC CU  
7407

**7418 DUAL FOUR INPUT NAND SCHMITT-TRIGGER**

V<sub>CC</sub> = 5V DOUA TRIGGERE SCHMITT SI-NU CU PATRU INTRARI

Y = A.B.C.D ; VT<sub>+</sub> = 1,6V ; VT<sub>-</sub> = 0,8V

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>plH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
LS18	8	0,4	0,4	20	9	17	15	18	2,9	4,1

IDENTIC CU  
7413

**7419 HEX SCHMITT TRIGGER INVERTERS**

V<sub>C</sub> = 5V SASE INVERTOARE TRIGGERE SCHMITT

Y = A ; VT<sub>+</sub> = 1,6V ; VT<sub>-</sub> = 0,8V

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>plH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
LS19	8	0,4	0,4	20	8,6	15	15	15	8,6	12

IDENTIC CU  
7414

**7420 DUAL 4-INPUT NAND GATES**

V<sub>CC</sub> = 5V DOUA PORTI SI-NU CU PATRU INTRARI

Y = A.B.C.D

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>plH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
20	16	0,4	1,6	40	10	10	12	8	2	6
LS20	8	0,4	0,4	20	2	9,5	9	10	0,4	1,2
S20	20	1	2	50	19	3	3	3	5	10
ALS20	8	0,4	0,2	20	1,25	9,5	4	15	0,22	0,81
H20	20	0,5	2	50	22,5	6,5	6	7	5	13
L20	2	0,2	0,18	10	1	33	35	31	0,22	0,58

1A	1	14	V <sub>CC</sub>
1B	2	13	2D
	3	12	2C
1C	4	11	
1D	5	10	2B
1Y	6	9	2A
GND	7	8	2Y

**7421 DUAL 4-INPUT AND GATES**

V<sub>cc</sub>=5V

DOUA PORTI SI-NU CU 4 INTRARI

Y=A.B.C.D

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CL</sub> mA
LS21	8	0,4	0,4	20	4,3	9	8	10	1,2	2,2
ALS21	8	0,4	0,4	20	2,25	8,5	12	5	0,67	1,1
H21	20	0,5	2	50	40	8,2	7,6	8,8	12	20

1A	1	14	V <sub>cc</sub>
1B	2	13	2D
	3	12	2C
1C	4	11	
1D	5	10	2B
1Y	6	9	2A
GND	7	8	2Y

**7422 DUAL 4-INPUT NAND GATES WITH OPEN-COLLECTOR-OUTPUTS**

V<sub>cc</sub>=5V

DOUA PORTI SI-NU CU 4 INTRARI SI COLECTOR IN GOL

Y=A.B.C.D ; V<sub>OH</sub>=5V

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CL</sub> mA
22	16	250	1,6	40	10	22	35	8	2	6
LS22	8	100	0,4	20	2	16	17	15	0,4	1,2
S22	20	250	2	50	16,2	5	5	4,5	3	10
ALS22	8	100	0,2	20	1,25	20	20	19	0,22	0,8
H22	20	250	2	50	20,5	9	10	7,5	0,5	13

1A	1	14	V <sub>cc</sub>
1B	2	13	2D
	3	12	2C
1C	4	11	
1D	5	10	2B
1Y	6	9	2A
GND	7	8	2Y

**7423 EXPANDABLE DUAL 4-INPUT NOR GATES WITH STROBE**

V<sub>cc</sub>=5V

DOUA PORTI SAU-NU EXPANDABILE CU 4 INTRARI SI CU STROBARE

1Y= 1G(1A+1B+1C+1D)+X ; X=OUTPUT OF 7460

2Y= 2G(2A+2B+2C+2D)

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CL</sub> mA
23	16	0,8	1,6	40	23	10,5	13	8	8	10
STROBE G			6,4	160						

1X	1	16	V <sub>cc</sub>
1A	2	15	1X
1B	3	14	2D
1G	4	13	2C
1C	5	12	2G
1D	6	11	2B
1Y	7	10	2A
GND	8	9	2Y

**7424 QUADRUPLE 2 INPUT NAND SCHMITT TRIGGER**

V<sub>cc</sub>=5V

PATRU TRIGGERE SCHMITT SI-NU CU 2 INTRARI

Y=A.B; VT+=1,6V; VT-=0,8V

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CL</sub> mA
LS24	8	0,4	0,4	20	8,5	16	15	17	5,4	8

IDENTIC CU  
7400

**7425 DUAL 4-INPUT NOR GATES WITH STROBE**

V<sub>cc</sub>=5V DOUA PORTI SAU-NU CU 4 INTRARI SI CU STROBARE

$$Y = \overline{G(A+B+C+D)}$$

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
25	16	0,8	1,5	40	23	10,5	13	8	8	10
STROB G					6,4	160				

1A	1	14	V <sub>cc</sub>
1B	2	13	2D
1G	3	12	2C
1C	4	11	2G
1D	5	10	2B
1Y	6	9	2D
GND	7	8	2Y

**7426 QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE NAND GATES**

V<sub>cc</sub>=5V PATRU PORTI SAU-NU CU 2 INTRARI CU COLECTOR IN GÖL

$$Y = \overline{A \cdot B} ; V_{OH} = 15V$$

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
26	16	1	1,6	40	10	13,5	16	11	4	12
LS26	8	1	0,4	20	2	16	17	15	0,8	2,4

IDENTIC CU  
7400

**7427 TRIPLE 3-INPUT NOR GATES**

V<sub>cc</sub>=5V TREI PORTI SAU-NU CU TREI INTRARI

$$Y = \overline{A + B + C}$$

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
27	16	0,8	1,6	40	22	8,5	10	7	10	16
LS27	8	0,4	0,4	20	4,5	10	10	10	2	3,4
ALS27	8	0,4	0,2	20	2,5	6	9	3	0,97	2

1A	1	14	V <sub>cc</sub>
1B	2	13	1C
2A	3	12	1Y
2B	4	11	3C
2C	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

**7428 QUADRUPLE 2-INPUT NOR GATES**

V<sub>cc</sub>=5V PATRU PORTI SAU-NU CU 2 INTRARI

$$Y = \overline{A + B}$$

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
28	48	2,1	1,6	40	28	7	6	8	12	33
LS28	24	1,2	0,4	20	5,5	12	12	12	1,8	6,9
ALS28	24	2,6	0,2	20	4	4	4	4	1,7	4,8

IDENTIC CU  
7402

**7430 8-INPUT NAND GATES**

V<sub>CC</sub>=5V      POARTA SI-NU CU 8 INTRARI

**Y = A . B.C.D.E.F.G.H**

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCCL</sub> mA
30	16	0,4	1,6	40	10	11	13	8	1	3
LS30	8	0,4	0,4	20	2,4	11	8	13	0,35	0,6
S30	20	1	2	50	21	4	4	4,5	3	5,5
ALS30	8	0,4	0,2	20	1,9	7	4	10	0,22	0,54
H30	20	0,5	2	50	22,5	7,9	6,8	8,9	2,5	6,56
L30	3,6	0,2	0,18	20	1	53	35	70	0,11	0,29

A	1	14	V <sub>CC</sub>
B	2	13	
C	3	12	H
D	4	11	G
E	5	10	
F	6	9	
GND	7	8	Y

**7432 QUADRUPLE 2-INPUT OR GATES**

V<sub>CC</sub>=5V      PATRU PORTI SAU CU 2 INTRARI

**Y = A + B**

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCCL</sub> mA
32	16	0,8	1,6	40	24	12	10	14	15	23
LS32	8	0,4	0,4	20	5	14	14	14	3,1	4,9
S32	20	1	2	50	35	4	4	4	18	38
ALS32	8	0,4	0,4	20	2,8	5,5	6	5	1,9	2,6

1A	1	14	V <sub>CC</sub>
1B	2	13	4B
1Y	3	12	4A
2A	4	11	4Y
2B	5	10	3Y
2Y	6	9	3A
GND	7	8	3Y

**7433 QUADRUPLE 2-INPUT NOR BUFFERS WITH OPEN COLLECTOR OUTPUTS**

V<sub>CC</sub>=5V      PATRU PORTI SAU-NU CU 2 INTRARI DE PUTERE CU COLECTOR IN GOL

**Y = A + B ; V<sub>OH</sub>=5V**

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCCL</sub> mA
33	48	250	1,6	40	28	11	10	12	12	33
LS33	24	250	0,4	20	5,5	19	20	18	1,8	6,9
ALS33	24	100	0,2	20	4	14	20	9	1,7	4,8

1Y	1	14	V <sub>CC</sub>
1A	2	13	4Y
1B	3	12	4B
2Y	4	11	4A
2A	5	10	3B
2B	6	9	3B
GND	7	8	3A

**7437 QUADRUPLE 2-INPUT NAND BUFFERS**
**V<sub>cc</sub>=5V PATRU PORTI SI-NU CU 2 INTRARI DE PUTERE**
**Y = A,B**

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>PLH</sub> ns	t <sub>PHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
37	48	1,2	1,2	40	27	10	13	8	9	34
LS37	24	1,2	0,4	20	4,3	12	12	12	0,9	6
S37	60	3	4	100	41	4	4	4	20	46
ALS37	24	2,6	0,2	20	3	4	4	4	0,86	4

1A	1	14	V <sub>cc</sub>
1B	2	13	4B
1Y	3	12	4A
2A	4	11	4Y
2B	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

**7438 QUADRUPLE 2-INPUT NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS**
**V<sub>cc</sub>=5V PATRU PORTI SI-NU CU 2 INTRARI DE PUTERE CU COLECTOR IN GOL**
**Y = A,B ; V<sub>OH</sub>=5V**

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>PLH</sub> ns	t <sub>PHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
38	48	250	1,6	40	24,5	12,5	14	11	5	34
LS38	24	250	0,4	20	4,3	19	20	18	0,9	6
S38	60	250	4	100	41	6,5	6,5	6,5	20	46
ALS38	24	100	0,2	20	3	14,5	20	9	0,86	4

1A	1	14	V <sub>cc</sub>
1B	2	13	4B
1Y	3	12	4A
2A	4	11	4Y
2B	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

**7440 DUAL 4-INPUT NAND BUFFERS**
**V<sub>cc</sub>=5V DOUA PORTI SI-NU CU 4-INTRARI DE PUTERE**
**Y = A,B**

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>PLH</sub> ns	t <sub>PHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
40	48	1,2	1,6	40	26	10,5	13	8	4	17
LS40	24	1,2	0,4	20	4,3	12	12	12	0,45	3
S40	60	3	4	100	44	6	6	6	10	25
ALS40	24	2,6	0,2	20	3	4	4	4	0,43	2
H40	60	1,5	4	100	44	7,5	8,5	6,5	10,5	25

1A	1	14	V <sub>cc</sub>
1B	2	13	2D
	3	12	2C
1C	4	11	
1D	5	10	2B
1Y	6	9	2A
GND	7	8	2Y

**7442 4-LINE-TO-10-LINE DECODERS/BCD-TO-DECIMAL**
**V<sub>cc</sub>=5V DECODIFICATOR 4 IN 10/BCD-ZECIMAL**

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	I <sub>cc</sub> mA	t <sub>pd</sub> ns	t <sub>PLH</sub> ns	t <sub>PHL</sub> ns
74									
42A	16	0,8	1,6	40	140	28	17	17	17
L42	8	0,4	0,8	20	70	14	49	46	52
LS42	8	0,4	0,4	20	35	7	20	20	20

No	BCD-INPUT		DECIMAL-OUTPUT									
	D	C	0	1	2	3	4	5	6	7	8	9
0	LL	LL	LH	HH								
1	LL	LH	HL	HH								
2	LL	HL	HH	LH	HH							
3	LL	HH	HH	HL	HH							
4	LH	LL	HH	HH	LH	HH						
5	LH	LH	HH	HH	HL	HH						
6	LH	HL	HH	HH	HH	HH	LH	HH	HH	HH	HH	HH
7	LH	HH	HH	HH	HH	HH	HL	HH	HH	HH	HH	HH
8	HL	LL	HH	HH	HH	HH	HH	HH	HH	LH	HH	HH
9	HL	LH	HH	HH	HH	HH	HH	HH	HH	HL	HH	HH
10-15	HX	XX	HH	HH	HH	HH	HH	HH	HH	HH	HH	HH

0	1	16	Vcc
1	2	15	A
2	3	14	B
3	4	13	C
4	5	12	D
5	6	11	9
6	7	10	8
GND	8	9	7

X = L/H

**7443 4-LINE-TO-10-LINE DECODERS/EXCESS-3-TO-DECIMAL  
Vcc=5V DECODIFICATOR 4 IN 10/EXCES DE 3-ZECIMAL**

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	I <sub>cc</sub> mA	t <sub>pd</sub> ns	t <sub>pHL</sub> ns	t <sub>pLH</sub> ns	TIP	
74											
43A	16	0,8	1,6	40	140	28	17	17	1	44A	
L43	8	0,4	0,8	20	70	14	49	46	52	L44	

IDENTIC CU  
7442

No	EX.3-INPUT		DECIMAL-OUTPUT						EX3 GRAY-IN.			
	AB	CD	0	1	2	3	4	5	6	7	8	9
0	LL	HH	LH	HH	HH	HH	HH	HH	LL	H	L	
1	LH	LL	HL	HH	HH	HH	HH	HH	LH	H	L	
2	LH	LH	HH	LH	HH	HH	HH	HH	LH	H	H	
3	LH	HL	HH	HL	HH	HH	HH	HH	LH	L	H	
4	LH	HH	HH	HH	LH	HH	HH	HH	LH	L	L	
5	HL	LL	HH	HH	HL	HH	HH	HH	HH	L	L	
6	HL	LH	HH	HH	HH	LH	HH	HH	HH	L	H	
7	HL	HL	HH	HH	HH	HL	HH	HH	HH	H	H	
8	HL	HH	HH	HH	HH	HH	LH	HH	HH	H	L	
9	HH	LL	HH	HH	HH	HH	HH	HL	HL	H	L	
10-15	XX	XX	HH	HH	HH	HH	HH	HH	XX	XX		

X = H/L

**7444 4-LINE-TO-10-LINE DECODERS/EXCESS-3 GRAY-TO DECIMAL  
DECODIFICATOR 4 IN 10/EX-3 GRAY-ZECIMAL**

VEZI 7443

**7445 BCD-TO-DECIMAL DECODER/DRIVER**V<sub>cc</sub>=5V      DECODIFICATOR DE PUTERE /IESIREA IN GOL ;V<sub>OH</sub>=30V


TIP	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	I <sub>cc</sub> mA	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
74									
45	80	250	1,6	40	215	43	50	50	50

DISPUNEREA PINILOR SI  
TABELA DE FUNCTII  
IDENTIC CU 7442

**BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS****7446 ACTIVE-LOW,OPEN-COLLECTOR,30V OUTPUTS****7447 ACTIVE-LOW,OPEN-COLLECTOR,15V OUTPUTS****7448 INTERNAL PULL-UP-OUTPUTS****7449 OPEN COLLECTOR OUTPUTS**V<sub>cc</sub>=5V      DECODIFICATOARE DE PUTERE/BCD-7 SEGMENTE

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>O(on)</sub> mA	I <sub>O(off)</sub> μA	P <sub>cc</sub> mW	I <sub>cc</sub> mA	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	V <sub>OH</sub> V
46A	8	200	40	250	320	64	100	100	100	30
L46	4	100	20	250	160	32	200	200	200	30
47A	8	200	40	250	320	64	100	100	100	15
L47	4	100	20	250	160	32	200	200	200	15
LS47	3,2	50	24	250	35	7	100	100	100	15
48	8	200	6,4	400	265	53	100	100	100	5
LS48	3,2	50	6	100	125	25	100	100	100	5
49	10	250	-	-	165	33	100	100	100	5
LS49	8	250	-	-	40	8	100	100	100	5

SEGMENTE

**7449**

B	1	14	V <sub>cc</sub>
C	2	13	f
BI	3	12	g
D	4	11	a
A	5	10	b
e	6	9	c
GND	7	8	d

DECIMAL FUNCT	INPUTS				RBd	BI OUTPUTS (46,47)							OUTPUTS (48,49)				
	LT	RBI	DC	BA		a	b	c	d	e	f	g	a	b	c	ef	g
0	H	H	LL	LL	H	ON	ON	ON	ON	ON	ON	OFF	HH	HH	HH	L	
1	H	X	LL	LH	H	OFF	ON	ON	OFF	OFF	OFF	OFF	LH	HL	LL	L	
2	H	X	LL	HL	H	ON	ON	OFF	ON	ON	OFF	ON	HH	LH	HL	L	
3	H	X	LL	HH	H	ON	ON	ON	ON	OFF	OFF	ON	HH	HH	LL	H	
4	H	X	LH	LL	H	OFF	ON	ON	OFF	OFF	ON	ON	LH.	HL	LH	H	
5	H	X	LH	LH	H	ON	OFF	ON	ON	OFF	ON	ON	HL	HH	LH	H	
6	H	X	LH	HL	H	OFF	OFF	ON	ON	ON	ON	ON	LL	HH	HH	H	
7	H	X	LH	HH	H	ON	ON	ON	OFF	OFF	OFF	OFF	HH	HL	LL	L	
8	H	X	HL	LL	H	ON	ON	ON	ON	ON	ON	ON	HH	HH	HH	H	
9	H	X	HL	LH	H	ON	ON	ON	OFF	OFF	ON	ON	HH	HL	LH	H	
10	H	X	HL	HL	H	OFF	OFF	OFF	ON	OFF	ON	ON	LL	LH	HL	H	
11	H	X	HL	HH	H	OFF	OFF	ON	OFF	OFF	ON	ON	LL	HH	LL	H	
12	H	X	HH	LL	H	OFF	ON	OFF	OFF	OFF	ON	ON	LH	LL	LH	H	
13	H	X	HH	LH	H	ON	OFF	OFF	ON	OFF	ON	ON	HL	LH	LH	H	
14	H	X	HH	HL	H	OFF	OFF	OFF	ON	ON	ON	ON	LL	LH	HH	H	
15	H	X	HH	HH	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	LL	LL	LL	L	
BI/RBo	X	X	XX	XX	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	LL	LL	LL	L	
RBI	H	L	LL	LL	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	LL	LL	LL	L	
LT	L	X	XX	XX	H	ON	ON	ON	ON	ON	ON	ON	HH	HH	HH	H	

### 7450 DUAL 2-WIDE 2-INPUT AND-OR-INVERT-GATES

Vcc=5V      DOUA PORTI SI-SAU-NU EXPANDABILA CU 2 INTRRI

$$Y = A \cdot B + C \cdot D + X ; \quad X = \text{OUTPUT OF 7460}$$

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
50	16	0,4	1,6	40	14	10,5	13	8	4	7,4
H50	20	0,5	2	50	29	6,5	6,8	6,2	8,2	15,2

$$\overline{1Y = A \cdot B + C \cdot D + X}$$

$$\overline{2Y = A \cdot B + C \cdot D}$$

1A	1	14	Vcc
2A	2	13	1B
2B	3	12	1X
2C	4	11	1X
2D	5	10	1D
2Y	6	9	1C
GND	7	8	1Y

### 7451 AND-OR-INVERT GATES

V<sub>cc</sub>=5V 2 PORTI SI-SAU-NU CU 2/3 INTRARI

$$1Y = 2Y = A \cdot B + C \cdot D \quad (51, H51, S51)$$

$$1Y = A \cdot B \cdot C + D \cdot E \cdot F \quad (L51, LS51) \quad 2Y = A \cdot B + C \cdot D$$

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
51	16	0,4	1,6	40	14	10,5	13	8	4	7,4
H51	20	0,5	2	50	29	6,5	6,8	6,2	8,2	15,2
S51	20	1	2	50	27	3,5	3,5	3,5	8,2	13,6
L51	3,6	0,2	0,18	10	1,5	42	50	35	0,44	0,76
LS51	8	0,4	0,4	20	2,8	12	12	12,5	0,8	1,4

1A	1	1A	V <sub>cc</sub>	14	V <sub>cc</sub>
2A	2	2A	1C	13	1B
2B	3	2B	1B	12	
2C	4	2C	1F	11	
2D	5	2D	1E	10	1D
2Y	6	2Y	1D	9	1C
GND	7	GND	1Y	8	1Y

(L51, LS51 interior)

### 7452 EXPANDABLE 4-WIDE AND-OR GATES

V<sub>cc</sub>=5V POARTA SI-SAU EXPANDABILA

$$Y = A \cdot B + C \cdot D \cdot E + F \cdot G + H \cdot I + X \quad (X = \text{OUTPUTS } 7461)$$

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
H52	20	0,5	2	50	87	10	10,6	9,2	20	15,2

$$Y = A \cdot B + C \cdot D + E \cdot F + G \cdot H \cdot I + X$$

(varianta H52W - vezi interior)

A	1	A	B	14	V <sub>cc</sub>
B	2	C	X	13	I
C	3	D	Y	12	H
D	4	V <sub>cc</sub>	GND	11	G
E	5	E		10	F
	6	F	I	9	X
GND	7	G	H	8	Y

### 7453 EXPANDABLE 4-WIDE AND-OR-INVERT GATES

V<sub>cc</sub>=5V POARTA SI-SAU-NU EXPANDABILA

$$Y = A \cdot B + C \cdot D + E \cdot F + G \cdot H + X \quad (53) \quad X = \text{OUTPUT } 7460$$

$$Y = A \cdot B + C \cdot D + E \cdot F \cdot G + H \cdot I + X \quad (H53) \quad X = \text{OUTPUT } 74H60, 74H62$$

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
53	16	0,4	1,6	40	23	10,5	13	8	4	5,1
H53	20	0,5	2	50	41	6,6	7	6,2	7,1	9,4

(H53 in interior)

A	1	A	V <sub>cc</sub>	14	V <sub>cc</sub>
C	2	C	B	13	B
D	3	D	X	12	X
E	4	E	X	11	X
F	5	F	I	10	H
	6	G	H	9	G
GND	7	GND	Y	8	Y

### 7454 4-WIDE AND-OR-INVERT GATES

V<sub>cc</sub>=5V POARTA SI-SAU-NU

$$Y = A \cdot B + C \cdot D + E \cdot F + G \cdot H \quad (54)$$

$$Y = A \cdot B + C \cdot D \cdot E + F \cdot G \cdot H + I \cdot J \quad (L54, LS54)$$

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
54	16	0,4	1,6	40	23	10,5	13	8	4	5,1
H54	20	0,5	2	50	41	6,5	7	6,2	7,1	9,4
LS54	3,6	0,2	0,18	10	2,5	42	50	35	0,39	0,6
LS54	8	0,4	0,4	20	4,5	12	12	12,5	0,8	1

AAA	1	14	V <sub>cc</sub>
CCB	2	13	jBB
DDC	3	12	I
EED	4	11	H
FFE	5	10	GIH
GY	6	9	FHG
GND	7	8	YYY

54 H54 LS54 L54 H54 54

### 7455 2-WIDE 4-INPUT AND-OR-INVERT GATES

V<sub>cc</sub>=5V POARTA SI-SAU-NU

$$Y = A \cdot B \cdot C \cdot D + E \cdot F \cdot G \cdot H + X \quad (\text{H55-EXPANDABLE}; X = 74H62)$$

$$Y = A \cdot B \cdot C \cdot D + E \cdot F \cdot G \cdot H \quad (\text{L55}; \text{LS55})$$

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
L55	3,6	0,2	0,18	10	1,5	41	50	35	0,22	0,28
LS55	8	0,4	0,4	20	2,8	12	12	12,5	0,4	0,7
H55	20	0,5	2	50	30	6,7	7	6,5	4,5	7,5

AA	1	14	V <sub>cc</sub>
BB	2	13	H H
CC	3	12	G G
DD	4	11	FF
X	5	10	E E
	6	9	X
GND	7	8	YY

H55 L55 LSS HSS

### 7460 DUAL 4-INPUT EXPANDERS

V<sub>cc</sub>=5V DOUA CIRCUITE DE EXPANDARE

$$X = A \cdot B \cdot C \cdot D \quad (\text{conectat la } 7423; 7450; 7453; 7455)$$

TIP	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> mA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCH</sub> mA	I <sub>CCL</sub> mA
74										
60			1,6	40	4	2	2	2	1,2	2
H60			2	50	6	2,7	4,2	1,2	1,9	3

1A	1	14	V <sub>cc</sub>
1B	2	13	1D
1C	3	12	1X
2A	4	11	1X
2B	5	10	2X
2C	6	9	2X
GND	7	8	2D

## 7461 TRIPLE 3-INPUT EXPANDERS

Vcc=5V TREI CIRCUITE DE EXPANDARE

X = A.B.C (X conectat la 74H52)

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> μA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCCH</sub> mA	I <sub>CCCL</sub> mA
H61			2	50	13	2,4	4,2	0,6	11	5

1A	1	14	Vcc
1B	2	13	3C
1C	3	12	3B
2A	4	11	3A
2B	5	10	3X
2C	6	9	1X
GND	7	8	2X

## 7462 4 WIDE AND-OR EXPANDERS

Vcc=5V CIRCUIT SI-SAU DE EXPANDARE

X = A.B + C.D.E + F.G.H + i.j (X conectat la 74H50;74H53;74H55)

X = A.B.C + D.E + F.G + H.i.j (varianta H62w)

TIP 74			I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCCH</sub> mA	I <sub>CCCL</sub> mA
H62			2	50	24	2,2	3,2	1,2	6	3,8

A A	1	14	Vcc C
D B	2	13	j B
E C	3	12	i X
V <sub>cc</sub> D	4	11	H GND
F E	5	10	G X
G X	6	9	F j
H GND	7	8	X i

H62w H62 H62w

## 7463 HEX CURRENT-SENSING INTERFACE GATES

Vcc=5V SASE CIRCUITE DE INTERFATA

Y = A

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> μA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCCH</sub> mA	I <sub>CCCL</sub> mA
L <sub>S</sub> 63	8	0,4	50	200	40	21	27	15	8	-

1A	1	14	Vcc
1Y	2	13	6A
2Y	3	12	6Y
2A	4	11	5Y
3A	5	10	5A
3Y	6	9	4A
GND	7	8	4Y

## 4-2-3-2 INPUT AND-OR-INVERT GATES

7464 POARTA SI-SAU-NU

7465 POARTA SI-SAU-NU CU COLECTOR IN GOL V<sub>0H</sub>=5V

Y = A.B.C.D + E.F + G.H.I + j.K

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CCCH</sub> mA	I <sub>CCCL</sub> mA
S64	20	1	2	50	39	3,5	3,5	3,5	7	8,5
S65	20	0,25	2	50	36	5,5	5	5,5	6	8,5

A	1	14	Vcc
E	2	13	D
F	3	12	C
G	4	11	B
H	5	10	K
i	6	9	j
GND	7	8	Y

**7470 AND-GATED j-k POZITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR**  
 Vcc 5V BISTABIL CU SI PE INTRARILE j\_k, DECLANSAT PE FRONT POZITIV, CU SET SI RESET

TIP	TACT	FRECV	P/F-F	tSETUP	tHOLD	t <sub>pd</sub>	t <sub>pLH</sub>	t <sub>pHL</sub>
		MHz	mW	ns	ns	ns	ns	ns
74	L-H	35	65	2	1	23	27	17
70	L-H							

CLR	1	14	Vcc
j1	2	13	PR
j2	3	12	CK
j	4	11	K2
Q	5	10	K1
GND	6	9	K
	7	8	Q

INPUTS				OUTPUTS		
PRESET	CLEAR	CLOCK	j	k	Q	$\bar{Q}$
L	H	L	X	X	H	L
H	L	L	X	X	L	H
L	L	X	X	X	L*	L*
H	H	↑	L	L	Q <sub>0</sub>	$\bar{Q}_0$
H	H	↑	H	L	H	L
H	H	↑	L	H	L	H
H	H	↑	H	H	Q <sub>0</sub>	Q <sub>0</sub>
H	H	L	X	X	Q <sub>0</sub>	Q <sub>0</sub>

$$\begin{aligned} j &= j_1, j_2, \bar{j} \\ k &= k_1, k_2, \bar{k} \end{aligned}$$

**7471 AND-OR-GATES j-K MASTER-SLAVE FLIP-FLOPS WITH PRESET**  
 Vcc = 5V BISTABIL STAPIN-SCLAV CU SI-SAU PE INTRARILE j-K CU SET

TIP	TACT	FRECV	P/F-F	tSETUP	tHOLD	t <sub>pd</sub>	t <sub>pLH</sub>	t <sub>pHL</sub>
		MHz	mW	ns	ns	ns	ns	ns
74								
H71	H-L	30	80	0↑	0↓	18	14	22
L71	H-L	3	3,8	0↑	0↓	42	35	60

INPUTS H71				OUTPUTS			j1A	1	14	Vcc	j = (j1A.j1B) + (j2A.j2B)
PRESET	CLOCK	j	k	Q	$\bar{Q}$	j1B	2	13	CK	K2B	K = (K1A.K1B) + (K2A.K2B)
L	X	X	X	H	L	j2A	3	12	K2A		
H	↓	L	L	Q <sub>0</sub>	$\bar{Q}_0$	j2B	4	11	K2A		
H	↓	H	L	H	L	PR	5	10	K1B		
H	↓	L	H	I	H	Q	6	9	K1A		
H	↓	H	H	Q <sub>0</sub>	Q <sub>0</sub>	GND	7	8	Q		

**L71 AND-GATED R-S MASTER-SLAVE FLIP-FLOP WITH PRESET AND CLEAR**

INPUTS L71					OUTPUTS		
PRESET	CLEAR	CLOCK	R	S	Q	$\bar{Q}$	
L	H	X	X	X	H	L	
H	L	X	X	X	L	H	
L	L	X	X	X	H*	H*	
H	H	↓	L	L	Q <sub>0</sub>	$\bar{Q}_0$	
H	H	↓	H	L	H	L	
H	H	↓	L	H	L	H	
H	H	↓	H	H	*	*	

CLR	1	14	Vcc
S1	2	13	PR
S2	3	12	CK
S3	4	11	R3 R = R1.R2.R3
S4	5	10	R2 S = S1.S2.S3
Q	6	9	R1
GND	7	8	Q

\* = configuratie nedeterminata

H\* = configuratie nestabila

**7472 AND-GATED j-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR**
**Vcc=5V BISTABIL j-K MASTER-SLAVE**

TIP 74	TACT	FRECV MHz	P/F-F mW	tSETUP ns	tHOLD ns	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
72	H-L	20	50	0↑	0↓	20	16	25
H72	H-L	30	80	0↑	0↓	18	14	22
L72	H-L	3	3,8	0↑	0↓	42	35	60

INPUTS					OUTPUTS	
PRSET	CLEAR	CLK	j	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q <sub>o</sub>	Q <sub>o</sub>
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Q <sub>o</sub>	Q <sub>o</sub>

CLR	1	14	Vcc
j1	2	13	PR
j2	3	12	CK
j3	4	11	K3
Q	5	10	K2
GND	6	9	K1
	7	8	Q

j=j1,j2,j3

R=R1,R2,R3

**7473 DUAL j-K MASTER-SLAVE FLIP-FLOPS WITH CLEAR**
**Vcc=5V DOUA BISTABILE j-K/M-S**

TIP 74	TACT	FREC MHz	P/F-F mW	tSETUP ns	tHOLD ns	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
73	H-L	20	50	0↑	0↓	20	16	25
H73	H-L	30	80	0↑	0↓	18	14	22
L73	H-L	3	3,8	0↑	0↓	42	35	60
LS73A	H-L	45	20	20↓	0↓	15	15	15

1CK	1	14	1j
1CLR	2	13	1Q
1K	3	12	1Q
Vcc	4	11	GND
2CK	3	10	2K
2CLR	2	9	2Q
2j	1	8	2Q

INPUTS 73,H73,L73				OUTPUTS	
CLEAR	CLOCK	j	k	Q	$\bar{Q}$
L	X	X	X	L	H
H	↓	L	L	Q <sub>o</sub>	Q <sub>o</sub>
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	Q <sub>o</sub>	Q <sub>o</sub>

INPUTS LS73A				OUTPUTS	
CLR	CLOCK	j	k	Q	$\bar{Q}$
L	X	X	X	L	H
H	↓	L	L	Q <sub>o</sub>	Q <sub>o</sub>
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	Q <sub>o</sub>	Q <sub>o</sub>
H	H	X	X	Q <sub>o</sub>	Q <sub>o</sub>

**7474 DUAL TIPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR**  
**Vcc=5V DOUA BISTABILE DE TIP D**

TIP 74	TACT	FREC MHz	P mW	t <sub>SEUP</sub> ns	t <sub>HOLD</sub> ns	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
74	L-H	25	43	20↑	5↑	17	14	20
H74	L-H	43	75	15↑	5↑	11	8,5	13
L74	L-H	3	4	50↑	15↑	65	65	65
LS74A	L-H	33	10	25↑	5↑	19	13	25
S74	L-H	110	75	3↑	2↑	6	6	6
ALS74	L-H	50	12	15↑	0↑	10	8	12

1CLR	1	14	Vcc
1D	2	13	2CLR
1CK	3	12	2D
1PR	4	11	2CK
1Q	5	10	2PR
1Q	6	9	2Q
GND	7	8	2Q

INPUTS 74				OUTPUTS	
PRESET	CLEAR	CLOCK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Qo	$\bar{Q}_o$

INPUT 75		OUTPUT	
D	E	Q	$\bar{Q}$
L	H	L	H
H	H	H	L
X	L	Qo	$\bar{Q}_o$

**7475 4-BIT BISTABILE LATCHES**  
**Vcc=5V 4 BISTABILE D CU RETINERE**

TIP 74	ENAB	FREC MHz	P mW	t <sub>SET</sub> ns	t <sub>HOLD</sub> ns	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
75	H	25	160	20	5	15	16	14
L75	H	3	80	40	10	30	32	28
LS75	H	33	32	20	5	12	15	9

1Q	1	16	1Q
1D	2	15	2Q
2D	3	14	2Q
4	13		ENABLE 1-2
Vcc	5	12	GND
3D	6	11	3Q
4D	7	10	3Q
4Q	8	9	4Q

**7476 DUAL j-k FLIP-FLOPS WITH PRESET AND CLEAR**  
**Vcc=5V 2 BISTABILE j-k**

TIP 74	TACT	FREC MHz	P mW	t <sub>SEUP</sub> ns	t <sub>HOLD</sub> ns	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
76	H-L	20	50	0↑	0↑	22	16	25
H76	H-L	30	80	0↑	0↑	18	14	22
LS76A	H-L	45	10	20↓	0↑	15	15	15

1CK	1	16	1K
1PR	2	15	1Q
1CLR	3	14	1Q
1j	4	13	GND
Vcc	5	12	2K
2CK	6	11	2Q
2PR	7	10	2Q
2CLR	8	9	2Q

**7477 4-BIT BISTABLE LATCHES**

V<sub>cc</sub>=5V PATRU BISTABILE D CU RETINERE

TIP 74	TACT	FREC MHz	P mW	t <sub>SET</sub> ns	t <sub>HOLD</sub> ns	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
L77	H	3	80	40	10	30	32	28

1D	1	14	1Q
2D	2	13	2Q
ENABLE 3-4	3	12	ENABLE 1-2
V <sub>cc</sub>	4	11	GND
3D	5	10	
4D	6	9	3Q
	7	8	4Q

TABELUL DE STARI IDENTIC 7475

**7478 DUAL j-k FLIP-FLOPS WITH PRESET,COMMON CLEAR,COMMON CLOCK**

V<sub>cc</sub>=5V DOUA BISTABILE j-k

TIP 74	TACT	FREC MHz	P mW	t <sub>SEUP</sub> ns	t <sub>HOLD</sub> ns	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
H78	H-L	30	80	0↑	0↓	18	14	22
L78	H-L	3	3,8	0↑	0↓	42	35	60
LS78A	H-L	45	20	20↓	0↓	15	15	15

CK	1K	1	14	V <sub>cc</sub>	1K
1PR	1Q	2	13	1PR	1Q
1j	1Q	3	12	CLR	1Q
V <sub>cc</sub>	1j	4	11	2j	GND
CLR	2Q	5	10	2PR	2j
2PR	2Q	6	9	CK	2Q
2K	GND	7	8	2K	2Q
L78	H78			H78	L78
LS78A					LS78A

TABELUL DE STARI IDENTIC 7472

**7480 GATED FULL ADDERS**

V<sub>cc</sub>=5V SUMATOR COMPLECT

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	I <sub>CC</sub> mA
80	16/8	0,4/0,2	1,6	15	105	57	52	62	21

INPUTS			OUTPUTS	
C <sub>n</sub>	B	A	C <sub>n+1</sub>	S
L	L	L	H	H
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	L	L

$$A = \overline{A}C + \overline{A}^* + A_1.A_2$$

$$B = B_C + B^* + B_1.B_2$$

B*	1	14	V <sub>cc</sub>
B <sub>c</sub>	2	13	B <sub>2</sub>
C <sub>n</sub>	3	12	B <sub>1</sub>
C <sub>n</sub> + 1	14	11	A <sub>c</sub>
S	5	10	A <sub>*</sub>
S	6	9	A <sub>2</sub>
GND	7	8	A <sub>1</sub>

**7481 16-BIT RANDOM ACCESS MEMORIES**

V<sub>cc</sub>=5V      MEMORIE DE 16-BITI CU ACCES DIRECT CU S IN GOL

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pHL</sub> ns	t <sub>pLH</sub> ns	t <sub>SR</sub> ns
81	40	250	1,6/ 11	40/ 400	225	12,5	12	13	13

X1-X4

W-INPUT

ADDRESS

Y1-Y4

S-OUTPUT

**7482 2-BIT BINARY FULL ADDERS**

V<sub>cc</sub>=5V      SUMATOR COMPLECT PE 2 BITI

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
82	16	0,4	1,6/6,4	40/160	175	37,5	40	35

X3	1	14	X4
X2	2	13	WRITE 1
X1	3	12	SENSE 1
V <sub>cc</sub>	4	11	SENSE 0
Y1	5	10	GND
Y2	6	9	WRITE 0
Y3	7	8	Y4

**7483 4-BIT BINARY FULL ADDERS WITH FAST CARRY**

V<sub>cc</sub>=5V      SUMATOR BINAR PE 4 BITI CU TRANSPORT RAPID

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
83	16	0,8	1,6	40	330	16	16	16
LS83A	8	0,4	0,8	40	95	15,5	16	15

A4	1	16	B4
S3	2	15	S4
A3	3	14	C4
B3	4	13	C0
V <sub>cc</sub>	5	12	GND
S2	6	11	B1
B2	7	10	A1
A2	8	9	S1

**7484 16-BIT RANDOM ACCESS MEMORIES**

V<sub>cc</sub>=5V      MEMORIE CU ACCES DIRECT PE 16 BITI

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> μA	I <sub>iL</sub> mA	I <sub>iH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	t <sub>SR</sub> ns
84	40	250	1,6/11	40/400	225	12,5	12	13	13

X1-X4

W1 = W1(A).W1(B)

ADDRESS

Y1-Y4

W0 = W0(A).W0(B)

W-INPUT

S-OUTPUT WITH OPEN COLLECTOR

X4	1	16	1(A) WRITE
X3	2	15	1(B) WRITE
X2	3	14	SENCE
X1	4	13	0SENCE
V <sub>cc</sub>	5	12	GND
Y1	6	11	0(A) WRITE
Y2	7	10	0(B) WRITE
Y3	8	9	Y4

**7485 4-BIT MAGNITUDE COMPARATORS**

V<sub>cc</sub>=5V COMPARATOR PE 4 BITI

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
85	16	0,4	1,6/4,8	40/160	275	21	23	20
L85	3,6	0,2	0,18/0,54	10/30	16	82	90	75
LS85	8	0,4	0,4/1,2	20/60	52	25	27	23
S85	20	1	2/6	50/150	550	11	12	11'

WORD LENGTH	NR. OF PK.	85	L85	LS85	S85
1-4 BITS	1	23 ns	90 ns	24 ns	11 ns
5-24	2-6	46 ns	180ns	48 ns	22 ns
25-120	8-31	69 ns	270ns	72 ns	33 ns

INPUTS	B3	1	16	V <sub>cc</sub>
	A<B	2	15	A3
	A=B	3	14	B2
	A>B	4	13	A2
	A>B	5	12	A1
OUTS	A=B	6	11	B1
	A<B	7	10	A0
	GND	8	9	B0

**7486 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES**

V<sub>cc</sub>=5V PATRU PORTI SAU-EXCLUSIV CU 2 INTRARI

$$Y = A \oplus B$$

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns	P <sub>cc/p</sub> mW
86	16	0,8	1,6	40	150	14	16	12	38
L86	3,6	0,2	0,36	20	19	55	62	47	4,75
LS86	8	0,4	0,8	40	30,5	14	16	12	7,6
S86	20	1	2	50	250	7	7	6,5	63

1A	1	14	V <sub>cc</sub>
1B	2	13	4B
1Y	3	12	4A
2A	4	11	4Y
2B	5	10	3B
2Y	6	9	3A
GND	7	8	3Y

**7487 4-BIT TRUE/COMPLEMENT,ZERO/ONE ELEMENTS**

V<sub>cc</sub>=5V

TIP 74	I <sub>OL</sub> mA	I <sub>OH</sub> mA	I <sub>IL</sub> mA	I <sub>IH</sub> μA	P <sub>cc</sub> mW	t <sub>pd</sub> ns	t <sub>pLH</sub> ns	t <sub>pHL</sub> ns
H87	20	1	2	50	270	17	17	17

CONTROL INPUTS		OUTPUTS			
B	C	Y1	Y2	Y3	Y4
L	L	A1	A2	A3	A4
L	H	A1	A2	A3	A4
H	L	H	H	H	H
H	H	L	L	L	L

C	1	14	V <sub>cc</sub>
A1	2	13	A4
Y1	3	12	Y4
	4	11	
A2	5	10	A3
Y2	6	9	Y3
GND	7	8	B

**7488 256-BIT READ-ONLY MEMORIES (ROM)**

V<sub>cc</sub>=5V

32 x 8 BIT WORDS OPEN COLLECTOR OUTPUTS

7488		7489	
D01	1	16	V <sub>cc</sub>
D02	2	15	CS
D03	3	14	ADE
D04	4	13	ADD
D05	5	12	ADC
D06	6	11	ADB
D07	7	10	ADA
GND	8	9	D08
			GND

**7489 64-BIT READ/WRITE MEMORIES**

V<sub>cc</sub>=5V

16 x 4 BIT WORDS

**7490 DECADE COUNTER**

V<sub>cc</sub>=5V

DIVIDE-BY-TWO AND DIVIDE-BY-FIVE

NUMARATOR DECADIC (DIVIZOR DE 2 SI 5)

**7491 8-BIT SHIFT REGISTERS**

V<sub>cc</sub>=5V

REGISTRU DE DEPLASARE PE 8 BITI

TIP	TACT	FREQ MHz	t <sub>pH</sub> ns	t <sub>pLH</sub> ns	P <sub>CC</sub> ns
74	L-H	18	24	27	175
91A	L-H	6,5	55	100	17,5
L91	L-H	18	24	27	60
LS91	L-H				

INPUTS		OUTPUTS	
AT <sub>n</sub>		AT <sub>n+8</sub>	
A	B	QH	QH
H	H	H	L
L	X	L	H
X	L	L	H

1	14	QH
2	13	QH
3	12	INPUT A
4	11	INPUT B
5	10	GND
6	9	CLOCK
7	8	

**7492 DIVIDE-BY-TWELVE COUNTERS**

NUMARATOR DIVIZOR PRIN 12

**7493 4-BIT BINARY COUNTERS**

V<sub>cc</sub>=5V

NUMARATOR BINAR DE 4 BITI

INTB	1	14
R0(1)	2	13
R0(2)	3	12
	4	11
V <sub>cc</sub>	5	10
R9(1)	6	9
R9(2)	7	8

90A

L90

LS90

INTA	INTB	1	14
		2	13
		3	12
		4	11
GND	V <sub>cc</sub>	5	10
QB	R0(1)	6	9
QC	R0(2)	7	8
QC	RD(2)		

92A

LS92

INTA	1	14	INTA
R0(1)	2	13	QA
R0(2)	3	12	QD
	4	11	QD
GND	V <sub>cc</sub>	5	GND
QB	QC	6	QC
QC	R0(2)	7	QB
QC	RD(2)		QB

93A

LS93

R0(1)	1	14	INTA
R0(2)	2	13	QA
	3	12	QD
V <sub>cc</sub>	4	11	GND
	5	10	QC
	6	9	QB
	7	8	INTB

L93

90A,L90,LS90

90A,L90,LS90

92A,LS92

93A,L93,LS93

NR.	OUTPUT			
	QD	QC	QB	QA
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

QA conectat la  
int.B

NR.	OUTPUT			
	QA	QD	QC	QB
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

QD conectat la  
int.A

NR.	OUTPUT			
	QD	QC	QB	QA
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	H	L	L	L
7	H	L	L	H
8	H	L	H	L
9	H	L	H	H
10	H	H	L	L
11	H	H	L	H

QA conectat la  
int.B

NR.	OUTPUT			
	QD	QC	QB	QA
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

QA conectat la  
int.B

TIP	TACT	FREQ	Pcc	IlL	IlH	tPLH	tPHL	tSETUP
		MHz	mW	mA	mA	ns	ns	ns
74	H-L	42	145	4,8	120	32	34	25
90A	H-L	6	20	1,08	60	230	230	
L90	H-L	42	45	3,2	80	32	34	25
LS90	H-L	42	130	4,8	120	32	34	25
92A	H-L	42	45	3,2	80	32	34	25
LS92	H-L	42	130	3,2	80	32	34	25
93A	H-L	6	16	0,36	20	280	46	46
LS93	H-L	42	45	2,4	80	20	280	46
								25
								25

RESET/COUNT FUNCTION TABLE  
90A,LS90,L90

RESET INPUTS	OUTPUTS
R0(1) R0(2) R9(1) R9(2)	QD QC QB QA
H H L X	L L L L
H H X L	L L L L
X X H H	H L L H
X L X L	COUNT
L X L X	COUNT
L X X L	COUNT
X L L X	COUNT

RESET/COUNT FUNCTION TABLE  
92A,LS92,93A,LS93,L93

RESET	OUTPUTS
R0(1) R0(2)	QD QC QB QA
H H	L L L L
L X	COUNT
X L	COUNT

# 7494 4-BIT-SHIFT REGISTER/DUAL ASYNCHRONOUS PRESET

V<sub>CC</sub> = 5V REGISTRU DE DEPLASARE PE 4 BITI CU DOUA INTRARI ASINCRONE DE PUNERE PE "1"

PRESET				INTERN PRESET	INTERN,PRESET				INPUTS			INTERN OUT OUT.			
P1i	P1i	PE2	P2i		A	B	C	D	CLR	CLK	SER	QA	QB	QC	QD
L	X	L	X	H	H	H	H	H	H	X	X	L	L	L	L
L	X	X	L	H	L	L	L	L	L	X	X	H	H	H	H
X	L	L	X	H	H	H	H	H	L	L	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>
X	L	X	L	H	L	H	L	H	L	L	X	H	QB <sub>0</sub>	H	QD <sub>0</sub>
H	H	X	X	L(act.)	H	H	H	H	L	↑	H	H	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>
X	X	H	H	L(act.)	H	H	H	H	L	↑	L	L	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>

P1i = int.P1A,P1B,P1C,P1D

QA<sub>0</sub>,QB<sub>0</sub>,QC<sub>0</sub>,QD<sub>0</sub> - nivel QA, QB, QC, QD inainte CLOCK

P2i = int.P2A,P2B,P2C,P2D

QA<sub>n</sub>,QB<sub>n</sub>,QC<sub>n</sub>,QD<sub>n</sub> - nivel QA, QB, QC, QD dupa CLOCK

i = internal A,B,C,D

P1A	1	16	P2A
P1B	2	15	PE2
P1C	3	14	P2B
P1D	4	13	P2C
V <sub>CC</sub>	5	12	GND
PE1	6	11	P2D
SER IN	7	10	CLEAR
CLOCK	8	9	OUT.

REG. DE DEPLASARE DE TIP INTRARE SERIE-IESIRE SERIE  
INTRARE PARALELA-IESIRE SERIE

TIP	FRECC MHz	I <sub>H</sub> uA	I <sub>L</sub> uA	t <sub>PLH</sub> ns	t <sub>PHL</sub> ns	t <sub>SETUP</sub> ns
74	MHzmW	uA	mA	ns	ns	ns
94	10	175	160	6,4	25	25

TIP	FRECC MHz	I <sub>H</sub> uA	I <sub>L</sub> uA	t <sub>PLH</sub> ns	t <sub>PHL</sub> ns	t <sub>SETUP</sub> ns	t <sub>hold</sub> ns
74	95A	36	195	80	3,2	18	21
95	L95	5	19	20	0,36	115	125
95A	LS95A	36	65	20	0,4	18	21

## 7495 4-BIT PARALLEL-ACCESS SHIFT REGISTERS REGISTRU DE DEPLASARE PE 4 BITI CU ACCES PARALEL

MODE CNTRL 2(L) 1(R)	INPUTS				OUTPUTS				QA					
	CLOCKS	SER	PARALLEL				QA				QB			
			A	B	C	D	QB	QC	QD	QA	QB	QC	QD	
H	H	X	X	X	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>	
H	↓	X	X	a	b	c	d			a	b	c	d	
H	↓	X	X	QB <sub>1</sub>	QC <sub>1</sub>	QD <sub>1</sub>	↑			QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	d	
L	L	H	X	X	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>	
L	X	↓	H	X	X	X	X	X	X	H	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	
L	X	↓	L	X	X	X	X	X	X	L	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	
↑	L	L	X	X	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>	
↓	L	L	X	X	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>	
↓	L	H	X	X	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>	
↑	H	L	X	X	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>	
↑	H	H	X	X	X	X	X	X	X	QA <sub>0</sub>	QB <sub>0</sub>	QC <sub>0</sub>	QD <sub>0</sub>	

SER	1	14	V <sub>CC</sub>
A	2	13	QA
B	3	12	QB
C	4	11	QC
D	5	10	QD
MODR	6	9	CLOCK R
GND	7	8	CLOCK L

input

11

## M<sub>1</sub><sup>fm</sup>(CLOCK)

ENABLE IN	ENABLER OUT.
CASC	Y
CTR	Z
C	A
D	F
Vcc	B
16	I
15	E
14	C
13	D
12	B
11	A
10	F
9	GND

SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIERS

REGISTRU DE DEPLASARE PE 5 BIL

7496 3-BIT SHIFT REGISTERS

INPUTS						OUTPUTS					
CLR	EN	STB	BINARY RATE			NR CLK	CAS	NR PULSES			EN OUT
			F	E	D . C			B	A	Y	
H	X	X	X	X	X	X	H	L	H	H	H
L	L	L	L	L	L	L	64	H	L	H	1
L	L	L	L	L	L	H	64	H	1	1	1
L	L	L	L	L	L	L	64	H	2	2	1
L	L	L	L	L	H	L	64	H	4	4	1
L	L	L	L	L	H	L	64	H	8	8	1
L	L	L	L	L	H	L	64	H	16	16	1
L	L	L	L	L	H	L	64	H	32	32	1
L	L	L	L	L	H	L	64	H	63	63	1
L	L	L	L	L	H	H	H	H	L	H	63
L	L	L	L	L	H	H	H	H	L	H	40
L	L	L	L	L	H	H	H	H	L	H	1

INPUT	PRESET					OUTPUT								
	CLR	EN	A	B	C	D	E	CLK	SER	QA	QB	QC	QD	QE
L	X	X	X	X	X	X	X	X	X	L	L	L	L	L
L	X	L	L	L	H	H	X	X	X	L	L	L	L	L
H	H	H	H	H	H	H	X	X	X	H	H	H	H	H
H	H	H	H	H	H	H	L	L	X	QAO	QB0	QC0	QD0	QE0
H	H	H	H	H	H	H	L	H	L	X	QB0	H	QD0	QE0
H	H	H	H	H	H	H	L	H	L	X	QAO	QB0	QC0	QE0
H	H	H	H	H	H	H	L	H	L	X	QB0	H	QD0	QE0
H	H	H	H	H	H	H	L	H	L	X	QA0	QBn	QCn	QDn
H	H	H	H	H	H	H	L	H	L	X	QA0	QBn	QCn	QDn
H	H	H	H	H	H	H	L	H	L	X	QA0	QBn	QCn	QDn
H	H	H	H	H	H	H	L	H	L	X	QA0	QBn	QCn	QDn

**INDEX NUMERIC**

TIP	PAG	TIP	PAG	TIP	PAG	TIP	PAG
7400	6	7414		74LS40		74L74	
74LS00		74LS14		74S40		74LS74A	
74S00		74H15		74ALS40		74S74	
74ALS00		74LS15		74H40		74ALS74	
74L00		74S15		7442A		7475	
74H00		74ALS15		74L42		74L75	
7401		7416		74LS42		74LS75	
74H01		7417	11	7443A	16	7476	
74L01		74LS18		74LA3		74H76	
74LS01		74LS19		7444A		74LS76A	
74ALS01		7420		74L44		74L77	25
7402		74LS20		7445	17	74H78	
74L02		74S20		7446A		74L78	
74LS02		74ALS20		74L46		74LS78A	
74S02		74H20		7447A		7480	
74ALS02		74L20		74L47		7481	26
7403	7	74LS21	12	74LS47		7482	
74LS03		74ALS21		7448		7483A	
74S03		74H21		74LS48		74LS83A	
74ALS03		7422		7449		7484	
74L03		74LS22		74LS49		7485	27
7404		74S22		7450	18	74L85	
74LS04		74ALS22		74H150		74LS85	
74S04		74H22		7451	19	74S85	
74ALS04		7423		74HS1		7486	
74H04		74LS24		74SS1		74L86	
74L04		7425	13	74L51		74LS86	
7405		7426		74LS51		74S86	
74LS05		74LS26		74HS2		74H87	
74S05		7427		7453		7488	28
74H05		74LS27		74HS3		7489	
74ALS05		74ALS27		7454	20	7490A	29
7406	8	7428		74HS4		74L90	
7407		74LS28		74LS4		74LS90	
7408		74ALS28		74LS54		7491A	
74LS08		7430	14	74LS55		74L91	
74S08		74LS30		74LS55		74LS91	
74ALS08		74S30		74HS5		7492A	
7409		74ALS30		7460		74LS92	
74LS09		74H30		74H60		7493A	
74S09		74L30		74H61	21	74L93	
74ALS09		7432		74H62		74LS93	
7410	9	74LS32		74LS63		7494	30
74H10		74S32		74S64		7495A	
74L10		74ALS32		74S65		74L95	
74LS10		7433		7470	22	74LS95A	
74S10		74LS33		74H71		7496	31
74ALS10		74ALS33		74L71		74L96	
74H11		7437	15	7472	23	74LS96	
74LS11		74LS37		74H72		7497	
74S11		74S37		74L72			
74ALS11		74ALS37		7473			
7412		7438		74H73			
74LS12		74LS38		74L73			
74ALS12		74S38		74LS73A			
7413	10	74ALS38		7474	24		
74LS13		7440		74H74			

- Dupa epuizarea tirajului, se vor onora comenzi prioritare in ordinea sosirii numai in cazul reeditarii.
- Asiguram expedierea la domiciliu contra taxelor postale in vigoare

In seria SOFTWARE vor mai aparea:

- Mememnto COBOL (PC)
- Mememnto FORTRAN 77 (PC)
- Mememnto MSDOS
- Mememnto Localitatea Coduri (Pneumefile)
- Adresa Reprezentant(a) al firmei (daca este cazul) judecatale
- m. Solicit un numar de reviste din serie
- m. Peatase va face in numerar decese la din comun m.
- m. Rezervam spatiu pentru viament
- m. Semnatrice Semnatrice
- Sampali inimi!

In seria HARDWARE vor mai apare :

- Arhitecturi sistolice de calculatoare
- catalog de circuite logice integrate (continuare)



ASCOMPUTER R.M.S.

1900 Timisoara  
Str. Gh. Lazar Nr. 30-32 Ap. 1

tel. 961/24117

Se primesc de asemenea comenzi ferme  
pentru produsele si serviciile firmei

50 lei